Veryl: A Modern Hardware Description Language

This page summarizes the projects mentioned and recommended in the original post on news.ycombinator.com

InfluxDB - Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com
featured
  • veryl

    Veryl: A Modern Hardware Description Language

  • ghc

    Mirror of the Glasgow Haskell Compiler. Please submit issues and patches to GHC's Gitlab instance (https://gitlab.haskell.org/ghc/ghc). First time contributors are encouraged to get started with the newcomers info (https://gitlab.haskell.org/ghc/ghc/wikis/contributing).

  • of course it does! what else would you call something like chicken scheme [https://call-cc.org/], ats [https://ats-lang.sourceforge.net/], or ghc [https://www.haskell.org/ghc/]? they are not "scripts", they are full-blown compilers that happen to use C as their compilation target, and then leverage C compilers to generate code for a variety of architecures. it's a very sensible way to do things.

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo
  • svlint

    SystemVerilog linter

  • https://github.com/dalance/svlint

    After writing it, I felt that more improvement is difficult because the specification of SystemVerilog is too complicated.

NOTE: The number of mentions on this list indicates mentions on common posts plus user suggested alternatives. Hence, a higher number means a more popular project.

Suggest a related project

Related posts

  • How to keep files in memory in tower_lsp?

    1 project | /r/rust | 27 Feb 2023
  • Veryl v0.4.0 release

    1 project | /r/FPGA | 13 Feb 2023
  • Veryl: A modern hardware description language

    1 project | news.ycombinator.com | 13 Jan 2023
  • Veryl: A Modern Hardware Description Language

    2 projects | /r/rust | 12 Jan 2023
  • svlint/svls: SystemVerilog linter and language server

    1 project | /r/FPGA | 5 Mar 2021