SystemVerilog Riscv

Open-source SystemVerilog projects categorized as Riscv
Edit details
Topics: risc-v Fpga Rtl Systemverilog Riscv32
Power Real-Time Data Analytics at Scale
Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.
www.influxdata.com
featured

Top 8 SystemVerilog Riscv Projects

  • cv32e40p

    CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

  • scr1

    SCR1 is a high-quality open-source RISC-V MCU core in Verilog

  • InfluxDB

    Power Real-Time Data Analytics at Scale. Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality.

    InfluxDB logo

  • Cores-VeeR-EH1

    VeeR EH1 core

  • Cores-VeeR-EL2

    VeeR EL2 Core

  • riscv-simple-sv

    A simple RISC V core for teaching

  • cheshire

    A minimal Linux-capable 64-bit RISC-V SoC built around CVA6 (by pulp-platform)

  • risc-v-single-cycle

    A Single Cycle Risc-V 32 bit CPU

  • SaaSHub

    SaaSHub - Software Alternatives and Reviews. SaaSHub helps you find the best software and product alternatives

    SaaSHub logo

  • rp32

    RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).

    • Project mention: How to design a more elegant and simple instraction decoder | /r/RISCV | 2023-05-24

    Here is my decoder: https://github.com/jeras/rp32/blob/master/hdl/rtl/riscv/riscv_isa_i_pkg.sv

NOTE: The open source projects on this list are ordered by number of github stars. The number of mentions indicates repo mentiontions in the last 12 Months or since we started tracking (Dec 2020).

SystemVerilog Riscv related posts

  • How to design a more elegant and simple instraction decoder

    1 project | /r/RISCV | 24 May 2023

  • 432-Core Chiplet-Based RISC-V Chip Nearly Ready to Blast Into Space

    3 projects | /r/RISCV | 9 May 2023

  • Which FPGA for getting into RISC-V?

    2 projects | /r/RISCV | 1 Dec 2022

  • The CORE-V CVA6 is a RISC-V CPU capable of booting Linux

    1 project | news.ycombinator.com | 23 Oct 2022

  • ALU CIRCUIT DESIGN LEVEL VS RTL LEVEL

    1 project | /r/Verilog | 25 Sep 2022

  • Looking for a suitable open-source RISC-V for an embedded project

    5 projects | /r/FPGA | 4 Jul 2022

  • Nvidia: GPUs can do better chip design in a few days than 10 man year

    2 projects | news.ycombinator.com | 19 Apr 2022
  • A note from our sponsor - InfluxDB
    www.influxdata.com | 18 May 2024
    Get real-time insights from all types of time series data with InfluxDB. Ingest, query, and analyze billions of data points in real-time with unbounded cardinality. Learn more →

Index

What are some of the best open-source Riscv projects in SystemVerilog? This list will help you:

Project Stars
1 cv32e40p 881
2 scr1 776
3 Cores-VeeR-EH1 776
4 Cores-VeeR-EL2 222
5 riscv-simple-sv 145
6 cheshire 128
7 risc-v-single-cycle 21
8 rp32 8

Sponsored
SaaSHub - Software Alternatives and Reviews
SaaSHub helps you find the best software and product alternatives
www.saashub.com